Practice problems with hints and solutions · ProofAnvil Browsing still works.Sign in to use progress, saved problems and private labels. Problem search and previews remain available. Progress labels
IndependentSolved with helpIncorrect / unresolvedDraft in progressNot attemptedReview due
Problem results
ProblemCourse & topicStatus
ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—ProtocolsEmbedded Systems Problem Solving
Serial buses and communication protocolsEmbedded Systems · Calculation
—Showing 24 of 50 matching problems.
A fully preemptive uniprocessor runs four independent periodic tasks under rate-monotonic (RM) fixed priorities: a…
A programmable-logic scan loop shares a fully preemptive uniprocessor with two interrupt-driven periodic tasks.
A brushless-DC commutation computer runs two independent implicit-deadline periodic tasks on a fully preemptive…
Three independent constrained-deadline periodic tasks share a fully preemptive uniprocessor under EDF.
An FIR filter runs as a highest-priority interrupt service routine on a 32-bit MCU with a 48.0MHz core… A satellite attitude computer is implemented as a time-triggered cyclic executive on a uniprocessor.
Four independent constrained-deadline periodic tasks run on a fully preemptive uniprocessor with zero jitter and…
A Cortex-M style RTOS charges a constant context-switch cost S=40.0μs on every preemption and every… A 32-bit free-running cycle counter CYCCNT at address 0xE0001004 increments once per core cycle… Three independent implicit-deadline periodic tasks run under fully preemptive RM on a uniprocessor.
Static WCET analysis is applied to a compiled control-law body on a core with a constant one-cycle-per-instruction…
Three independent periodic tasks share a fully preemptive uniprocessor and a single binary mutex M.
A fully preemptive RM uniprocessor hosts two implicit-deadline periodic tasks and one polling server for aperiodic…
Release-time jitter is admitted in a fully preemptive RM uniprocessor.
Four independent implicit-deadline periodic tasks on a fully preemptive uniprocessor have harmonic periods: each…
A critical-instant argument is to be made explicit for three independent implicit-deadline RM tasks on a fully…
Three independent sporadic interrupt tasks share a fully preemptive uniprocessor.
A uniprocessor comparison of RM and EDF uses three independent implicit-deadline periodic tasks, zero jitter, zero…
A tick-driven RM scheduler quantizes all periods and WCETs onto a discrete tick of Δ=1.00ms. Four independent implicit-deadline RM tasks share a fully preemptive uniprocessor and three mutexes M1,M2,M3… A cooperative (non-preemptive) uniprocessor runs four independent implicit-deadline periodic tasks under fixed…
A digital speed loop on a 72.0MHz MCU must meet an end-to-end control delay bound measured from the… A two-dimensional convolution kernel is analyzed for WCET on a core with a constant cycle cost per basic block.
A uniprocessor scheduling argument must distinguish necessary conditions from sufficient tests.