Electronics I · Diode models and rectifier circuits
A half-wave (Greinacher) voltage doubler is assembled as follows
Problem
A half-wave (Greinacher) voltage doubler is assembled as follows. An AC source \(v_s(t)=15.0\sin(\omega t)\,\mathrm{V}\) with \(\omega=2\pi\cdot 400\,\mathrm{rad/s}\) is connected from ground to node \(P\). Capacitor \(C_1=10.0\,\mu\mathrm{F}\) joins \(P\) to node \(Q\). Diode \(D_1\) has its cathode at \(Q\) and its anode at ground. Diode \(D_2\) has its anode at \(Q\) and its cathode at node \(R\). Capacitor \(C_2=10.0\,\mu\mathrm{F}\) joins \(R\) to ground. The DC output is \(v_o=v_R\), taken with no attached load (open circuit at \(R\)). Use the constant-drop model with \(V_F=0.720\,\mathrm{V}\) for both diodes. Ignore leakage, reverse recovery, ESR, and source resistance. The circuit is in periodic steady state. Determine the DC voltage on \(C_1\) (plus at \(P\), minus at \(Q\)) and the DC voltage on \(C_2\) (plus at \(R\)). Determine the open-circuit output \(v_o\). For each diode, determine the peak inverse voltage that appears across it in the off state, with the sign convention \(v_{AK}=v_{\mathrm{anode}}-v_{\mathrm{cathode}}\), and report the most negative value of \(v_{AK}\) in volts. State whether that PIV exceeds \(2V_{s,\mathrm{peak}}\).
Hint
\(D_1\) is a negative clamp on node \(Q\); \(D_2\) then peak-rectifies the clamped waveform onto \(C_2\).
Check your work
Work the problem yourself first. Then open it in Training to check your answer and read the full worked solution.
Create a free account to check your answer and see the solution. Create a free account.
More Electronics I practice problems
- An ideal independent DC source V_S=12.0 V has its positive terminal at node s and its…Diode models and rectifier circuits
- A shunt clipper uses v_i at node A, R=3.30 kΩ from A to node B, and a pn diode with…MOSFET and BJT operation and bias
- Two identical enhancement NMOS transistors M_1 and M_2 form a large-signal current mirrorMOSFET and BJT operation and bias
- Design an NPN voltage-divider CE bias network supplied from V_(CC)=15.0 VSmall-signal models and gain
- Two otherwise identical n-channel common-source stages are biased at the same…Small-signal models and gain
- An NPN common-base amplifier is biased in forward active with the base at DC bias and…Single-stage and multistage amplifiers
- A matched NMOS source-coupled pair M_1,M_2 is biased by a tail current source…Single-stage and multistage amplifiers
- A matched NMOS pair with ideal tail I_(SS)=0.500 mA and drain resistors…Device and amplifier frequency response
- A series-shunt discrete amplifier uses a loaded open-loop DC gain A=640 V/V that is…Feedback, stability, and practical op-amp limits