Digital Logic · Logic minimization and hazards
A 4-bit input ABCD is interpreted as an unsigned binary integer N=8A+4B+2C+D
Problem
A 4-bit input \(ABCD\) is interpreted as an unsigned binary integer \(N=8A+4B+2C+D\). Two functions are defined from \(N\). - \(F_{\mathrm{BCD}}\) is an incompletely specified function of a binary-coded-decimal digit: \(F_{\mathrm{BCD}}=1\) if \(N\in\{1,3,5,7,9\}\), \(F_{\mathrm{BCD}}=0\) if \(N\in\{0,2,4,6,8\}\), and \(N\in\{10,11,12,13,14,15\}\) are don’t-cares. - \(F_{\mathrm{full}}\) is the fully specified function that is \(1\) if and only if \(N\in\{1,3,5,7,9\}\) and is \(0\) for every other 4-bit combination, including \(10\) through \(15\). Use variable order \(ABCD\) (\(A\) most significant) and a 4-variable Karnaugh map with rows \(AB\) and columns \(CD\) in Gray-code order \(00,01,11,10\). Minimality means fewest product terms, then fewest total literals. (a) Obtain a minimal SOP for \(F_{\mathrm{BCD}}\) and state the don’t-care assignments it uses. (b) Obtain a minimal SOP for \(F_{\mathrm{full}}\). (c) State whether the two minimal expressions are identical. If they are not, name one minterm index at which they differ.
Hint
Invalid BCD codes may be used as \(1\)s for \(F_{\mathrm{BCD}}\) but are hard zeros for \(F_{\mathrm{full}}\).
Check your work
Work the problem yourself first. Then open it in Training to check your answer and read the full worked solution.
The answer check and full solution for this problem come with ProofAnvil Practice membership ($19 USD monthly). See membership. Or start with the free Digital Logic sample problem: Try the free sample problem.
More Digital Logic practice problems
- The unsigned binary quantity N=1101011.1011_2 is givenBoolean algebra and combinational logic
- An 8-bit two's-complement Q4.4 format uses four bits to the left of the binary point…Boolean algebra and combinational logic
- Even parity on a bit string means that the total number of 1s, counting an appended…Logic minimization and hazards
- A 4-to-2 priority encoder has request inputs I_3,I_2,I_1,I_0, binary outputs A_1,A_0…Latches, flip-flops, and sequential circuits
- A D latch has enable C and data DLatches, flip-flops, and sequential circuits
- A 4-bit synchronous binary up-counter is built from four falling-edge-triggered JK…Finite-state-machine design
- Adjacent stages of a shift register are rising-edge-triggered D flip-flops with Q_i…Finite-state-machine design
- A synchronous Moore handshake controller has states IDLE, LOAD, WAIT, and ACKED, inputs…Arithmetic units and datapath composition
- A processor is byte-addressable, has a 20-bit byte address A_(19)… A_0, and has a…Arithmetic units and datapath composition