Digital Logic · Latches, flip-flops, and sequential circuits
A 4-to-2 priority encoder has request inputs I_3,I_2,I_1,I_0, binary outputs A_1,A_0…
Problem
A 4-to-2 priority encoder has request inputs \(I_3,I_2,I_1,I_0\), binary outputs \(A_1,A_0\), and a valid flag \(GS\). Input \(I_3\) has the highest priority and \(I_0\) the lowest. The contract, for every one of the sixteen input words, is: - \(GS=1\) if and only if at least one request is \(1\); - if \(GS=1\), then \(A_1A_0\) is the binary index of the highest-priority request that is \(1\); - if \(GS=0\), then \(A_1A_0=00\). (a) Write sum-of-products expressions for \(GS\), \(A_1\), and \(A_0\) that realize this contract on all sixteen input words. (b) Evaluate the triple \((A_1A_0,GS)\) for each of the request vectors \(I_3I_2I_1I_0\in\{0000,0001,0010,0100,1000,1010,0110\}\). (c) A proposed implementation uses \(A_1=I_3+I_2\), \(A_0=I_3+I_1\), and \(GS=I_3+I_2+I_1+I_0\). Identify every vector among the seven listed in (b) for which this proposal violates the contract, and state the incorrect \((A_1A_0,GS)\) it produces on each such vector.
Hint
Priority means a higher request hides every lower request: write each output bit as “the winner’s index has this bit set,” not as a plain OR of all requests that would set it.
Check your work
Work the problem yourself first. Then open it in Training to check your answer and read the full worked solution.
The answer check and full solution for this problem come with ProofAnvil Practice membership ($19 USD monthly). See membership. Or start with the free Digital Logic sample problem: Try the free sample problem.
More Digital Logic practice problems
- The unsigned binary quantity N=1101011.1011_2 is givenBoolean algebra and combinational logic
- An 8-bit two's-complement Q4.4 format uses four bits to the left of the binary point…Boolean algebra and combinational logic
- A 4-bit input ABCD is interpreted as an unsigned binary integer N=8A+4B+2C+DLogic minimization and hazards
- Even parity on a bit string means that the total number of 1s, counting an appended…Logic minimization and hazards
- A D latch has enable C and data DLatches, flip-flops, and sequential circuits
- A 4-bit synchronous binary up-counter is built from four falling-edge-triggered JK…Finite-state-machine design
- Adjacent stages of a shift register are rising-edge-triggered D flip-flops with Q_i…Finite-state-machine design
- A synchronous Moore handshake controller has states IDLE, LOAD, WAIT, and ACKED, inputs…Arithmetic units and datapath composition
- A processor is byte-addressable, has a 20-bit byte address A_(19)… A_0, and has a…Arithmetic units and datapath composition