Embedded Systems · Memory, energy, and reliability budgets
Standard-mode I^2C requires t_LOW≥ 4.70 μs and t_HIGH≥ 4.00 μs on SCL, t_r≤ 1.00 μs…
Problem
Standard-mode I\(^2\)C requires \(t_{\mathrm{LOW}}\ge 4.70\,\mu\mathrm{s}\) and \(t_{\mathrm{HIGH}}\ge 4.00\,\mu\mathrm{s}\) on SCL, \(t_r\le 1.00\,\mu\mathrm{s}\), and \(f_{\mathrm{SCL}}\le 100.0\,\mathrm{kHz}\). A master is programmed with the following four candidate \((t_{\mathrm{LOW}},t_{\mathrm{HIGH}})\) pairs, in microseconds, not including rise and fall times. Rise time \(t_r=400\,\mathrm{ns}\) and fall time \(t_f=200\,\mathrm{ns}\) add to the period as \(T=t_{\mathrm{LOW}}+t_{\mathrm{HIGH}}+t_r+t_f\). Pair \(P_1\): \((4.70,4.00)\). Pair \(P_2\): \((4.00,4.70)\). Pair \(P_3\): \((5.00,5.00)\). Pair \(P_4\): \((4.70,4.00)\) but with \(t_r=1.20\,\mu\mathrm{s}\) and \(t_f=200\,\mathrm{ns}\). (a) For each pair compute \(T\) and \(f_{\mathrm{SCL}}\). (b) For each pair, decide whether Standard-mode is satisfied, listing every violated constraint by name. (c) For the pairs that fail, compute the smallest increase in \(t_{\mathrm{HIGH}}\) (leaving \(t_{\mathrm{LOW}}\), \(t_r\), and \(t_f\) unchanged) that would make every Standard-mode constraint hold, or state that increasing \(t_{\mathrm{HIGH}}\) alone cannot fix the failure. (d) Fast-mode requires \(t_{\mathrm{LOW}}\ge 1.30\,\mu\mathrm{s}\), \(t_{\mathrm{HIGH}}\ge 0.600\,\mu\mathrm{s}\), \(f_{\mathrm{SCL}}\le 400.0\,\mathrm{kHz}\). Decide whether \(P_2\) as given (with the original \(t_r=400\,\mathrm{ns}\), \(t_f=200\,\mathrm{ns}\)) is a legal Fast-mode clock, even though it failed Standard-mode.
Hint
The SCL period includes rise and fall; meeting \(t_{\mathrm{LOW}}\) and \(t_{\mathrm{HIGH}}\) does not automatically meet \(f_{\mathrm{SCL}}\).
Check your work
Work the problem yourself first. Then open it in Training to check your answer and read the full worked solution.
The answer check and full solution for this problem come with ProofAnvil Practice membership ($19 USD monthly). See membership. Or start with the free Embedded Systems sample problem: Try the free sample problem.
More Embedded Systems practice problems
- GPIOA on Anvil-M0 provides three 32-bit registers that affect the same 16 output…Microcontrollers, memory-mapped I/O, and peripherals
- A 12-bit ADC with V_REF=3.300 V and V_LSB=V_REF/4096 is read sixteen times in…Microcontrollers, memory-mapped I/O, and peripherals
- USART2 is clocked by f_CK=36.00 MHzInterrupts, concurrency, and shared state
- A UART RX FIFO is 16 bytes deepInterrupts, concurrency, and shared state
- A complementary PWM pair drives one leg of an H-bridgeTimers, scheduling, and real-time constraints
- Two 16-bit timers are cascaded to form a 32-bit timestampTimers, scheduling, and real-time constraints
- A brushless-DC commutation computer runs two independent implicit-deadline periodic…Serial buses and communication protocols
- A single fully preemptive uniprocessor hosts three independent implicit-deadline…Serial buses and communication protocols
- A two-door airlock is modelled by Boolean variables L and R, each 1 when that door is…State-machine verification and safety boundaries