Computing
Computer Architecture
Train on Computer Architecture with 315 published problems. Preview a problem, explore the course outline, and work through one problem at a time.
Training
Start training
Course and path
Available problems completed
View progressLoading course progress…
Preview a course problem
See a problem from Computer Architecture before you begin.
Course topics
Course topics
Instruction-set architecture and assembly semantics
Datapath and control implementation
Pipelining, hazards, and speculation
Caches, virtual memory, and memory hierarchy
I/O, interrupts, and concurrency
Parallel architecture and performance limits
Practice problems
Try a few Computer Architecture problems, each with a hint.
- A processor uses 32-bit little-endian memory and 32-bit instructions that are always… Free with an accountInstruction-set architecture and assembly semantics
- Encode each of the decimal integers -73, -1, 0, 1, and 119 as an 8-bit two's-complement… Free with an accountInstruction-set architecture and assembly semantics
- IEEE-754 binary32 operations are performed with round-to-nearest, ties-to-even, and… Datapath and control implementation
- A J-type jump instruction has the 32-bit encoding `0x0810000F` Datapath and control implementation
- A 32-bit multi-cycle RISC processor executes the six-instruction sequence below… Pipelining, hazards, and speculation
- Register file contents before execution, all values 32-bit two's complement: x1 =… Pipelining, hazards, and speculation
- A 5-stage in-order pipeline (IF, ID, EX, MEM, WB) issues at most one instruction per… Caches, virtual memory, and memory hierarchy
- A MIPS-style delayed branch has a 1-instruction delay slot that is always executed… Caches, virtual memory, and memory hierarchy
- A shared bus has three masters M₀,M₁,M₂ and a nonpreemptive round-robin arbiter I/O, interrupts, and concurrency
- Roofline time is the max of a compute ceiling and a bandwidth ceiling Parallel architecture and performance limits